FLARE

Open Deeply Programmable Network Node Architecture

FLARE Architecture Vision: Software-Defined Data-Plane Enables Fusion of SDN &NFV



Present

Near Future

Deep Programmability Enables Tailored Optimization

FLARE EX (32x10Gbps)



FLARE2 (2x10 + 8x1Gbps)



Software Defined OFS1.3 on FLARE
Performance vs. CPUs

pkt_size=1514B,
1 million flow entries



Throughput linearly scales up
as the number of CPU cores

Contact: NakaoLab@The University of Tokyo
info@nakao-lab.org

THE UNIVERSITY OF TOKYO

Acknowledgement : This research is supported by NICT, KDDI